BE Biomedical Engineering Semester 4 (SE Second Year)University of Mumbai
Share
Notifications

View all notifications

Logic Circuits Semester 4 (SE Second Year) BE Biomedical Engineering University of Mumbai Topics and Syllabus

Login
Create free account


      Forgot password?
CBCGS [2017 - current]
CBGS [2013 - 2016]
Old [2000 - 2012]

Topics with syllabus and resources

100.00 Module 1
101.00 Introduction
  • Number system, Binary, Octal, Hexadecimal and other.
  • Conversion from One system to another, Binary, BCD and Hexadecimal.
  • Binary Arithmetic (addition, subtraction, multiplication, division) Hexadecimal and octal arithmetic, first and second complement methods.
102.00 Binary Codes
  • Weighted Reflective
  • Sequential, Gray
  • Error detecting codes
  • Odd
  • Even parity
  • Hamming Codes
  • Alphanumeric
  • Morse
  • Teletypewriter ASCII
  • EBCDIC codes
  • Converting Binary to Gray & Gray to Binary
  • Conversion from BCD to XS3
  • Application of gray code, shaft position encoding.
103.00 Boolean Algebra Logic Gates
  • AND, OR, NOT, XOR, XNOR, operation NAND, NOR used of the universal gate for Performing different operation.
  • Laws of Boolean algebra.
  • De- Morgan‘s theorems.
  • Relating a Truth Table to a Boolean Expression.
  • Multi level circuits.
200.00 Module 2
201.00 Combinational Circuits
  • K-MAPS and their use in specifying Boolenan Expressions.
  • Minterm, Maxterm SOP and POS Implementation.
  • Implementation a logic function using universal gates.
  • Variable entered maps For five and six variable functions Quine Mc Clusky tabular techniques.
300.00 Module 3
301.00 Combinational Logic Circuit Design
  • Designing code converter circuits e.g. Binary to Gray, BCD to Seven Segments, Parity Generator.
  • Binary Arithmetic circuits:- Adders, Subtractors ( Half and full ) BCD adder- Subtractor, carry Lookaheard adder, Serial adder, Multiplier Magnitude Comparators, 7485 comparator, Arithmetic Logic units.
302.00 Use of Multiplexers in Logic Design
  • Multiplexer (ULM) Shannon‘s theorem.
  • ULM trees.
  • De- Multiplexers
  • Line decoders
  • Designing using ROMs and ULMs
  • Hazards in combinational circuits.
400.00 Module 4
401.00 Sequential Logic Circuits
  • Comparison of Combinational & Sequential Circuits
  • Multi-vibrators (Astable, Monostable And Bistable) Flip-Flops
  • SR, T, D, JK, Master Slave JK
  • Converting one Flip-Flop to another
  • Use of Denounce switch
  • Counter Modulus of a counter
  • Ripple counter
  • Up/Down Counter
  • Designing sequential counters using gate IC and counter IC by drawing state transition Diagram & state transition table.
  • Ring counter Johnson counter, twisted ring counter
  • Pseudo Random number generator
  • Unused states and locked conditions.
500.00 Module 5
501.00 Registers
  • Serial input serial output.
  • serial input parallel output.
  • Left Right shift register.
  • Use of register ICs for sequence generator and counter.
  • Bidirectional shift register.
502.00 Memories
  • RAM, ROM the basic cell IC bipolar, CMOS, RAM dynamic RAM cell.
  • Magnetic core NVRAM, bubble memory, CCD, PAL, PLA.
600.00 Module 6
601.00 Logic Families
  • RTL, DTL, TTL, schotkey clamped TTL, Tristate gate ECL, IIL, MOS device CMOS Comparison of logic families, interfacing different families.
  • TTL with CMOS, NMOS, TTL, ECL, & TTL, IIL, & TTL.
S
View in app×